saherelm/MQL5Data
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Resolve XUSCHF5 XTSFI All Guard Attacks in ErranteSC ...

Browse Source
This commit is contained in:
saherelm
2024-02-23 13:50:13 -08:00
parent 70bf31be84
commit 083987cc8f
4 changed files with 97 additions and 10 deletions
Download Patch File Download Diff File Expand all files Collapse all files
BKP/Main/Providers/x-saherelm.xuschf5.provider.indicators.lib.mq5
+32 -3
View File
@@ -9610,6 +9610,10 @@ bool XUSCHF5XTSFIHasLongSignal()
// //
|| ||
// //
mConditions.isXFICrossedOverZero
//
||
//
(mConditions.isXTSCurrentOverFarest && (mConditions.isXTSCurrentOverFarest &&
mConditions.isXTSCurrentOverNearest) mConditions.isXTSCurrentOverNearest)
// //
@@ -10912,9 +10916,19 @@ bool XUSCHF5XTSFIHasShortSignal()
// //
|| ||
// //
(mConditions.isXTMNeutural && ((mConditions.isXTMNeutural &&
mConditions.isXAMANeutural && mConditions.isXAMANeutural) &&
mConditions.isXCHLHSCMCLLSame) (
//
mConditions.isXTDBullOverBear
//
||
//
mConditions.isXCHLHSCMCLLSame
//
)
//
)
// //
) )
// //
@@ -11906,6 +11920,21 @@ bool XUSCHF5XTSFIHasShortSignal()
mConditions.isXCHMASCOverMax && mConditions.isXCHMASCOverMax &&
mConditions.isXCHLHMCLCHHSame) mConditions.isXCHLHMCLCHHSame)
// //
||
//
(mConditions.isXTSCurrentCrossedOverMediest &&
(
//
(mConditions.isXTMVale &&
mConditions.isXAMAVale &&
mConditions.isXCHMALCVale &&
mConditions.isXTDSignalVale &&
mConditions.isXTDBullishVale)
//
)
//
)
//
) )
// //
) )
Documents/Templates/Brokers List.txt
+1 -1
View File
@@ -35,7 +35,7 @@ XTSFI
------ ------
Resolve XUSCHF5 XTSFI All Stopouts in All Markets ... Resolve XUSCHF5 XTSFI All Stopouts in All Markets ...
Resolve XUSCHF5 XTSFI All Critical Guard Attacks in All Markets ... Resolve XUSCHF5 XTSFI All Critical Guard Attacks in All Markets ...
Resolve XUSCHF5 XTSFI All Guard Attacks in AMarkets-Demo, IFCMarkets ... Resolve XUSCHF5 XTSFI All Guard Attacks in Alpari ...
XOBDLH XOBDLH
Projects/XUSCHF5/Providers/x-saherelm.xuschf5.provider.indicators.lib.mq5
+32 -3
View File
@@ -9610,6 +9610,10 @@ bool XUSCHF5XTSFIHasLongSignal()
// //
|| ||
// //
mConditions.isXFICrossedOverZero
//
||
//
(mConditions.isXTSCurrentOverFarest && (mConditions.isXTSCurrentOverFarest &&
mConditions.isXTSCurrentOverNearest) mConditions.isXTSCurrentOverNearest)
// //
@@ -10912,9 +10916,19 @@ bool XUSCHF5XTSFIHasShortSignal()
// //
|| ||
// //
(mConditions.isXTMNeutural && ((mConditions.isXTMNeutural &&
mConditions.isXAMANeutural && mConditions.isXAMANeutural) &&
mConditions.isXCHLHSCMCLLSame) (
//
mConditions.isXTDBullOverBear
//
||
//
mConditions.isXCHLHSCMCLLSame
//
)
//
)
// //
) )
// //
@@ -11906,6 +11920,21 @@ bool XUSCHF5XTSFIHasShortSignal()
mConditions.isXCHMASCOverMax && mConditions.isXCHMASCOverMax &&
mConditions.isXCHLHMCLCHHSame) mConditions.isXCHLHMCLCHHSame)
// //
||
//
(mConditions.isXTSCurrentCrossedOverMediest &&
(
//
(mConditions.isXTMVale &&
mConditions.isXAMAVale &&
mConditions.isXCHMALCVale &&
mConditions.isXTDSignalVale &&
mConditions.isXTDBullishVale)
//
)
//
)
//
) )
// //
) )
Providers/x-saherelm.xuschf5.provider.indicators.lib.mq5
+32 -3
View File
@@ -9610,6 +9610,10 @@ bool XUSCHF5XTSFIHasLongSignal()
// //
|| ||
// //
mConditions.isXFICrossedOverZero
//
||
//
(mConditions.isXTSCurrentOverFarest && (mConditions.isXTSCurrentOverFarest &&
mConditions.isXTSCurrentOverNearest) mConditions.isXTSCurrentOverNearest)
// //
@@ -10912,9 +10916,19 @@ bool XUSCHF5XTSFIHasShortSignal()
// //
|| ||
// //
(mConditions.isXTMNeutural && ((mConditions.isXTMNeutural &&
mConditions.isXAMANeutural && mConditions.isXAMANeutural) &&
mConditions.isXCHLHSCMCLLSame) (
//
mConditions.isXTDBullOverBear
//
||
//
mConditions.isXCHLHSCMCLLSame
//
)
//
)
// //
) )
// //
@@ -11906,6 +11920,21 @@ bool XUSCHF5XTSFIHasShortSignal()
mConditions.isXCHMASCOverMax && mConditions.isXCHMASCOverMax &&
mConditions.isXCHLHMCLCHHSame) mConditions.isXCHLHMCLCHHSame)
// //
||
//
(mConditions.isXTSCurrentCrossedOverMediest &&
(
//
(mConditions.isXTMVale &&
mConditions.isXAMAVale &&
mConditions.isXCHMALCVale &&
mConditions.isXTDSignalVale &&
mConditions.isXTDBullishVale)
//
)
//
)
//
) )
// //
) )