saherelm/MQL5Data
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Resolve XUSCHF5 XTD Shorts All Stopouts in AMarkets-Real ...

Browse Source
This commit is contained in:
saherelm
2024-02-17 12:54:21 -08:00
parent 38095eb658
commit 072ef6ebf1
4 changed files with 124 additions and 7 deletions
Download Patch File Download Diff File Expand all files Collapse all files
BKP/Main/Providers/x-saherelm.xuschf5.provider.indicators.lib.mq5
+41 -2
View File
@@ -2756,7 +2756,22 @@ bool XUSCHF5XTDHasShortSignal()
mConditions.isXLHHHSameInLength) && mConditions.isXLHHHSameInLength) &&
// //
( (
false) //
((mConditions.isXCHMAMCTrendsDown &&
mConditions.isXCHMAMCFastUnderSlow) &&
(
//
(mConditions.isXTSCurrentMin &&
mConditions.isXTDBullOverBear &&
mConditions.isXTDSignalCrossedUnderBear &&
mConditions.isXTSCurrentCrossedUnderFarest &&
mConditions.isXTSCurrentCrossedUnderMediest)
//
)
//
)
//
)
// //
) )
// //
@@ -2901,7 +2916,31 @@ bool XUSCHF5XTDHasShortSignal()
!mConditions.isXLHHHSameInLength) && !mConditions.isXLHHHSameInLength) &&
// //
( (
false) //
// Check if SC Fast Over Slow ...
((mConditions.isXCHMASCFastOverSlow ||
mConditions.isXCHMASCFastCrossedOverSlow) &&
(
//
((mConditions.isXCHMAMCTrendsDown &&
mConditions.isXCHMAMCFastUnderSlow) &&
(
//
(mConditions.isXCHMALCVale &&
mConditions.isXTSCurrentMin &&
mConditions.isXTDBullOverBear &&
mConditions.isXCHLHSCMCHHSame &&
mConditions.isXTDSignalCrossedUnderBear)
//
)
//
)
//
)
//
)
//
)
// //
) )
// //
Documents/Templates/Brokers List.txt
+1 -1
View File
@@ -8,7 +8,7 @@ IFCMarkets
ErranteSC ErranteSC
Alpari Alpari
Resolve XUSCHF5 XTD Shorts All Stopouts in ... Resolve XUSCHF5 XTD Shorts All Stopouts in GrowthNext ...
Resolve XUSCHF5 XTAM Shorts All Stopouts in ... Resolve XUSCHF5 XTAM Shorts All Stopouts in ...
Resolve XUSCHF5 XSI Shorts All Stopouts in ... Resolve XUSCHF5 XSI Shorts All Stopouts in ...
Resolve XUSCHF5 XTSFI Shorts All Stopouts in ... Resolve XUSCHF5 XTSFI Shorts All Stopouts in ...
Projects/XUSCHF5/Providers/x-saherelm.xuschf5.provider.indicators.lib.mq5
+41 -2
View File
@@ -2756,7 +2756,22 @@ bool XUSCHF5XTDHasShortSignal()
mConditions.isXLHHHSameInLength) && mConditions.isXLHHHSameInLength) &&
// //
( (
false) //
((mConditions.isXCHMAMCTrendsDown &&
mConditions.isXCHMAMCFastUnderSlow) &&
(
//
(mConditions.isXTSCurrentMin &&
mConditions.isXTDBullOverBear &&
mConditions.isXTDSignalCrossedUnderBear &&
mConditions.isXTSCurrentCrossedUnderFarest &&
mConditions.isXTSCurrentCrossedUnderMediest)
//
)
//
)
//
)
// //
) )
// //
@@ -2901,7 +2916,31 @@ bool XUSCHF5XTDHasShortSignal()
!mConditions.isXLHHHSameInLength) && !mConditions.isXLHHHSameInLength) &&
// //
( (
false) //
// Check if SC Fast Over Slow ...
((mConditions.isXCHMASCFastOverSlow ||
mConditions.isXCHMASCFastCrossedOverSlow) &&
(
//
((mConditions.isXCHMAMCTrendsDown &&
mConditions.isXCHMAMCFastUnderSlow) &&
(
//
(mConditions.isXCHMALCVale &&
mConditions.isXTSCurrentMin &&
mConditions.isXTDBullOverBear &&
mConditions.isXCHLHSCMCHHSame &&
mConditions.isXTDSignalCrossedUnderBear)
//
)
//
)
//
)
//
)
//
)
// //
) )
// //
Providers/x-saherelm.xuschf5.provider.indicators.lib.mq5
+41 -2
View File
@@ -2756,7 +2756,22 @@ bool XUSCHF5XTDHasShortSignal()
mConditions.isXLHHHSameInLength) && mConditions.isXLHHHSameInLength) &&
// //
( (
false) //
((mConditions.isXCHMAMCTrendsDown &&
mConditions.isXCHMAMCFastUnderSlow) &&
(
//
(mConditions.isXTSCurrentMin &&
mConditions.isXTDBullOverBear &&
mConditions.isXTDSignalCrossedUnderBear &&
mConditions.isXTSCurrentCrossedUnderFarest &&
mConditions.isXTSCurrentCrossedUnderMediest)
//
)
//
)
//
)
// //
) )
// //
@@ -2901,7 +2916,31 @@ bool XUSCHF5XTDHasShortSignal()
!mConditions.isXLHHHSameInLength) && !mConditions.isXLHHHSameInLength) &&
// //
( (
false) //
// Check if SC Fast Over Slow ...
((mConditions.isXCHMASCFastOverSlow ||
mConditions.isXCHMASCFastCrossedOverSlow) &&
(
//
((mConditions.isXCHMAMCTrendsDown &&
mConditions.isXCHMAMCFastUnderSlow) &&
(
//
(mConditions.isXCHMALCVale &&
mConditions.isXTSCurrentMin &&
mConditions.isXTDBullOverBear &&
mConditions.isXCHLHSCMCHHSame &&
mConditions.isXTDSignalCrossedUnderBear)
//
)
//
)
//
)
//
)
//
)
// //
) )
// //